

1/9





FIG. 1

Typical Safety System Architecture



3/9

Defining a formal methodology for specification of functional requirements for a target system based upon Cause and Effect notation and function blocks.

32

Employing a computer-aided specification tool-set to support capture and validation of functional requirements.

34

Employing a software module to directly execute Cause and Effect application logic.

36

30

Fig 3




Fig 4


54
↓

4/9

Symbol	Name	Description
X_n	OR	Input term is or'ed into Gate n
\bar{X}_n	INV OR	Input term is inverted and or'ed into Gate N
$\&_n$	AND	Input term is and'ed into Gate n
$\bar{\&}_n$	INV AND	Input term is inverted and and'ed into Gate n
E_n	ENABLE	Input term is or'ed with other enables. These terms are used to enable or'ed/and'ed terms of Gate n. If no enable terms are defined then gate is enabled.
\bar{E}_n	INV ENABLE	Input term is inverted and or'ed with other enables. These terms are used to enable or'ed/and'ed terms of Gate n. If no enable terms are defined then gate is enabled.
$T(NN)_n$	ONTIMER	Input term is subject to on delay of NN seconds. Timer output is or'ed into group n.
$\bar{T}(NN)_n$	INV ONTIMER	Input term is inverted and subject to on delay of NN seconds. Timer output is or'ed into group n.
R	RESET	Input term resets latch. Latch set term has priority. If no reset terms are defined for a gate then gate is non-latching.
\bar{R}	INV RESET	Input term resets latch when false. Latch set term has priority. If no reset terms are defined for a gate then gate is non-latching.

CAUSE & EFFECT INSTRUCTION SET SUMMARY

Fig 5






Fig. 7






Fig. 8



[illegible]112

FIGURE 11

8/9




FIGURE 12





FIGURE 13

9/9

152



FUNCTION BLOCK LOGIC TEMPLATE AND
ASSOCIATED HMI ELEMENTS

Figure 14